Regviz

Freescale Semiconductor /MKE14D7 /SIM /SOPT6

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SOPT6

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Freescale Semiconductor/MKE14D7/SIM/SOPT6#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (000)CLKDIV 0 (RESERVED)RESERVED 0 (0000)CLKOS0 (RESERVED)RESERVED

CLKOS=0000, CLKDIV=000

Description

System Options Register 6

Fields

CLKDIV

no description available

0 (000): Divided by 1.

1 (001): Divided by 2.

2 (010): Divided by 4.

3 (011): Divided by 8.

4 (100): Divided by 16.
RESERVED

no description available
CLKOS

Clock source select

0 (0000): bus_clk

1 (0001): flash_clk

2 (0010): ICSIRCLK

3 (0011): ICSFFCLK

4 (0100): ICSOUT

5 (0101): ICSDCLK

6 (0110): ICSLCLK

7 (0111): OSCOUT

8 (1000): LPOCLK

9 (1001): flex_bus clock

10 (1010): platform_clk
RESERVED

no description available

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data